LI Gui-hua, QIAO Wei-min, JING Lan. Synchronization Controller Design of HIRFL-CSR Based on ACEX1K50[J]. Atomic Energy Science and Technology, 2011, 45(7): 856-859. DOI: 10.7538/yzk.2011.45.07.0856
Citation: LI Gui-hua, QIAO Wei-min, JING Lan. Synchronization Controller Design of HIRFL-CSR Based on ACEX1K50[J]. Atomic Energy Science and Technology, 2011, 45(7): 856-859. DOI: 10.7538/yzk.2011.45.07.0856

Synchronization Controller Design of HIRFL-CSR Based on ACEX1K50

  • The synchronization controller is the core component of Lanzhou HIRFL-CSR synchronous system. As the highest instruction unit and timing unit of HIRFL-CSR control system, it directs the entire system to do the proper thing at the proper time and requires the timing accuracy of nanosecond and very high stability of running. The methods of realizing the main function modules of synchronization processor and the key technologies by using hardware description language (VHDL) on ACEX1K50 chip were introduced. The test results and the actual applications were given.
  • loading

Catalog

    Turn off MathJax
    Article Contents

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return