FENG Guo-qiang, JIANG Yu-guang, ZHU Xiang, HAN Jian-wei. Comparison of Multi-bit Upset in FPGA Induced by Pulsed Laser and Heavy Ions[J]. Atomic Energy Science and Technology, 2014, 48(增刊1): 732-736. DOI: 10.7538/yzk.2014.48.S0.0732
Citation: FENG Guo-qiang, JIANG Yu-guang, ZHU Xiang, HAN Jian-wei. Comparison of Multi-bit Upset in FPGA Induced by Pulsed Laser and Heavy Ions[J]. Atomic Energy Science and Technology, 2014, 48(增刊1): 732-736. DOI: 10.7538/yzk.2014.48.S0.0732

Comparison of Multi-bit Upset in FPGA Induced by Pulsed Laser and Heavy Ions

More Information
  • The testing method of multi-bit upset in SRAM FPGA by pulsed laser was investigated. There are three types of multi-bit upsets according to physical location in FPGA, such as one byte in one frame, adjacent bytes in one frame and adjacent frames. Virtex-Ⅱ FPGA were irradiated by pulsed laser and heavy ions, and the species and relative positions for multi-bit upset were obtained. The relative physical positions of multi-bit upset induced by pulsed laser and heavy ions are same. The saturation cross-sections of multi-bit upset induced by pulsed laser and heavy ions are consistent. The pulsed laser testing is fit for the investigation of multi-bit upset in FPGA.
  • [1]
    QUINN H, MORGAN K, GRAHAM P, et al. A review of Xilinx FPGA architectural reliability concerns from Virtex to Virtex-5[C]∥9th European Conference on Radiation and Its Effects on Components and Systems. France: Deauville, 2007.
    [2]
    QUINN H, GRAHAM P, MORGAN K, et al. Onorbit results for the Xilinx Virtex-4 FPGA[R]. New Mexico: Los Alamos National Laboratory, 2012.
    [3]
    OSTLER P, CAFFREY M, GIBELYOU D, et al. SRAM FPGA reliability analysis for harsh radiation environments[J]. IEEE Transactions on Nuclear Science, 2009, 56(6): 3519-3526.
    [4]
    CHATTERJEE I, NARASIMHAM B, MAHATME N N, et al. Single-event charge collection and upset in 40 nm dual and triple-well bulk CMOS SRAMs[J]. IEEE Transactions on Nuclear Science, 2011, 58(6): 2761-2767.
    [5]
    QUINN H, GRAHAM P, KRONE J, et al. Radiation-induced multi-bit upsets in SRAM-based FPGAs[J]. IEEE Transactions on Nuclear Science, 2005, 52(6): 2455-2461.
    [6]
    TIPTON A, PELLISH J, REED R, et al. Multiple-bit upset in 130 nm CMOS technology[J]. IEEE Transactions on Nuclear Science, 2006, 53(6): 3259-3264.
    [7]
    UZNANSKI S, GASIOT G, ROCHE P, et al. Single event upset and multiple cell upset modeling in commercial bulk 65 nm CMOS SRAMs and flip-flops[J]. IEEE Transactions on Nuclear Science, 2010, 57(4): 1876-1883.
    [8]
    ISHIBASHI K, OSADA K. Low power and reliable SRAM memory cell and array design[M]. [S. l.]: Springer Verlag, 2011.
    [9]
    YUI C, SWIFT G M, CARMICHAEL C, et al. SEU mitigation testing of Xilinx Virtex Ⅱ FPGAs[C]∥Radiation Effects Data Workshop. California: IEEE, 2003: 92-97.

Catalog

    Article views (232) PDF downloads (1149) Cited by()

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return